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Abstract—This work aims at optimizing the converter design
of the double-T MMC DC-DC converter in terms of transmitted
power per submodule and also in terms of transmitted power per
silicon area, while, at the same time, providing the capability to
block dc faults. Firstly, the converter operation is described and
the optimal values of the inner ac and dc voltages that minimize
device power rating are derived. Next, the submodule topology
is analyzed and a thorough study on the converter capability for
blocking fault currents is carried out, showing that the converter
is able to isolate dc faults both at the input and at the output of
the converter. Finally, the previous analytical study is verified
by means of detailed PSCAD simulations.
Index Terms—dc-dc power conversion, fault blocking
capability, HVdc grids, modular multilevel converter.
I. NOMENCLATURE
Subscripts:
k(k = 1 · · · kT ) number of T-section
p, n positive and negative pole
x = ise, ose, de branch names (input branch,
output branch, derivation branch)
Variables:
Vdci input dc voltage
Vdco output dc voltage
Vdcm inner dc voltage
Idci input dc current
Idco output dc current
Ix dc current through the branch ”x”
vu branch ac voltage
Vu amplitude ofvu
iiu input ac circulating current
iou output ac circulating current
Iiu amplitude of the input ac circulating current
Iou amplitude of the output ac circulating current
ix current through the branch ”x”
fu frequency of the circulating currents
iq ac current for balancing capacitor voltages
Iq amplitude ofiq
kT number of parallel T-sections
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Castelĺo de la Plana, Spain (e-mail: rvidal@uji.es, efbeleng@uji.es).
D. Soto is with the University of Magallanes, Punta Arenas, 6210427, Chile
(diego.soto@umag.cl)
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Nx number of SMs in branch ”x”
NHB number of half-bridge SMs
NFB number of full-bridge SMs
kr transformation ratio (Vdci/Vdco)




cx sum of the capacitor voltages of the branch ”x”
Px average exchanged power by branch ”x”
Wx average energy in branch ”x”
Prx installed power in branch ”x”
PT nominal dc power transmitted by each T-section
Pdco output dc power
Pdci input dc power
Uppercase variables (voltages/currents) represent dc
components or peak values of the ac variables and lowercase
variables represent ac variables.
II. I NTRODUCTION
H IGH voltage direct current (HVdc) links based onvoltage source converters (VSCs) are the prevailing
solution for the connection of distant offshore wind power
plants. These links, which currently are point-to-point, are
paving the way for future multiterminal HVdc (MT-HVdc)
grids. However, interconnection of HVdc grids with different
voltage levels will require dc-dc converters [1], [2].
Several topologies of dc-dc converters, including isolated
and non-isolated dc-dc converters, have been proposed for
HVdc grids. Isolated dc-dc converters make use of a
transformer and two front-to-front connected dc-ac converters
to build a dc-ac-dc converter. Topologies such as the modular
multilevel converter (MMC) [3], the alternate arm converter
(AAC) [4], or diode rectifiers if bidirectional power flow
is not required [5] can be used for the ac-dc converters.
Alternatively, the voltage transformation can be achievedby
means of a series or parallel connection of several dual-active
bridges (DABs) [6]. However, for low and medium voltage
transformation ratios, these topologies result in a low
utilization of the installed power semiconductor devices and
relatively high losses [7], [8].
In the autotransformer (HVdc-AT) topology [8] [9], both
dc-ac and ac-dc converters are merged and the power transfer
is shared by the converters and the transformer. Hence, the
converter and transformer rated powers are diminished and
overall efficiency is increased [8]. However, the isolation
between both dc grids is lost despite using a transformer.
In non-isolated converters the voltage transformation is
carried out by the MMC itself [10], hence, the transformer is
eliminated and both losses and converter footprint are reduced.




















































































































Fig. 1: Structure of the T-converter topology.
to compensate for the energy drift on the MMC branches [7].
The double-Π topology creates a constant pole-to-pole voltage,
however, the pole-to-ground voltages present a noticeable
ripple [11]. This ripple is eliminated by means of coupled
inductors and capacitors in [12], [13]. However, coupled
inductors of such power and voltage rating are not currently
available, introduce a single point of failure in the converter
and, if not accurately matched, could lead to ac residual
currents circulating through the dc poles.
The inner ac circulating currents can also be prevented from
flowing through the dc poles by using several capacitors rated
for hundreds of kilovolts and connected between the midpoints
of the converter branches [14]. However, as in the previous
case, avoiding such large passive components is advisable in
terms of reliability and risk of ac currents flowing to the dc
poles.
In [15] a T-converter, which consists of two series-connected
double-Π converters, uses two shunt branches to keep the
ac voltages and currents inside the converter. Conversely,by
paralleling two or more legs in the T-converter, the inner
circulating currents can be made to flow from one leg to
the other one. Thus, this configuration eliminates the need
for shunt branches or dc link capacitors and increases the
power device utilization and dc current handing [16]–[18].
On the other hand, the hybrid-cascaded converter uses the
submodule (SM) capacitors as energy buffers to cyclically
transmit power from the input to the output [19]. However,
the current flow through each branch is discontinuous and high
switching frequencies are required.
DC faults in HVdc grids are of major concern [20]–[25].
Isolated dc-dc transformers have dc fault blocking capability
[24]. Conversely, the HVdc-AT and the non-isolated topologies
cannot block dc faults unless a large number of additional
full-bridge SMs, which are not required during the normal
operation of the converter, are added at the expense of higher
converter losses and lower power device utilization [9], [12],
[25]. In this context, a dc-dc converter with fault blocking
capability can reduce the overall cost of dc-dc converter and dc
breaker and hence contribute to develop future multiterminal
HVdc grids [26].
The power rating of non-isolated converters rapidly
increases with the voltage transformation ratio. The higher











































Fig. 2: Equivalent circuit of the converter.
and ac current needed to exchange energy amongst branches
and to maintain the energy balance. These auxiliary ac
components reduce the available voltage and current for the
dc components, thus decreasing the power transfer capability.
Moreover, inadequate selection of the amplitude of the
auxiliary ac voltage and the inner dc voltage, which are two
egrees of freedom in non-isolated dc-dc MMC design, may
result in such a poor utilization of the power semiconductor
devices that the converter becomes impractical. The influence
of the value of the inner ac voltage and the capacitor
voltages is analyzed in [27] with the aim of minimizing the
ac circulating current. However, minimizing the circulating
current does not ensure that the transmitted power per SM is
optimized since it requires adding additional SMs. Moreover,
no recommendations regarding the optimal values are provided
in [27]. The design criterion in [28] is to use only HB-SMs in
all branches. However, this criterion does not ensure that the
transmitted power per SM is maximized either. In [18] the ISeb
and DeB are constrained to the use of only HB-SMs regardless
of the voltage ratio, which severely limits the transmitted
power when operating at a high and close to unit step ratios.
In this paper, the double T-converter, whose topology and
controls were presented in [16], [28], is analysed with the
f llowing objectives: i) optimal sizing in terms of installed
capacity, that is, maximize the power transfer capability per
SM, and ii) study of the converter fault blocking capability
to isolate dc faults. Hence, the main goal is to carry out a
t orough study of the double T-converter to obtain the optimal
converter sizing and, at the same time, maximize converter
functionality. Both these two issues are of particular relevance
for the evaluation of this converter for actual projects.
III. C ONVERTER DESCRIPTION
The structure of the dc-dc T-converter is shown in Fig. 1,
where the variables of the upper and lower halves are denoted
with subscripts “p” and “n”, respectively. Each half consist
of kT T-sections connected in parallel (the T-sections are
identified with subscripts “1”, “2”, etc.) and each T-section
has three branches named input series (ISeB), derivation
(DeB), and output series (OSeB), respectively (hereinafter th
variables related to each branch are denoted with subscript
“ise”, “de” and “ose”, respectively). The branches consistof
an arrangement of N cascaded SMs, where N can be different
for each branch. Although only two T-sections (kT = 2) are
shown in Fig. 1, a higher number can be connected to increase


































































































































































· · ·· · ·
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Fig. 3: Control of the converter (arrays of signals are represented with a crossed line).
IV. CONVERTER CONTROL
Fig. 2 shows an equivalent circuit of the top half of the
converter. Given that both halves operate in a similar manner,
only the upper part will be analyzed. Moreover, the control of
all T-sections is the same, thus, for the sake of generalization,
subscripts “1”, “2”, “p” and “n” will be omitted hereinafter.
At the beginning, each branch should only generate a dc
voltage and force the dc current to flow through it to transfer
power between the input and the output. However, this would
cause branch energy drifts, that is, sustained charge/discharge
of the SM capacitors. Given that when the ISeB/OSeB dc
current is positive the dc current through the DeB is negative,
the energy drifts in the ISeB/OSeB and DeB are opposite.
Hence, the SM capacitors of the ISeB/OSeB are charged
whereas the SM capacitors of the DeB are discharged or
vice versa, depending on the power transfer direction. To
avoid this situation, ac voltages and currents are used in each
branch so that the power exchanged by the dc components is
balanced with the power exchanged by the ac components. In
this way the net exchanged energy is zero and the averaged
SM capacitor voltages remains constant. Moreover, to avoid
circulating ac currents flowing through the dc poles, the
T-sections operate in an interleaved manner, i.e., the auxili ry
ac voltages and currents are shifted2π/kT rad. A diagram of
the control of the T-sections is shown in Fig. 3 [16].
A. Branch energy control
To keep the branch energies constant, auxiliary internal ac
branch voltages (vu) and circulating ac currents (iiu and iou)
are required to exchange energy amongst the branches, Fig. 2.
This enables to transfer energy from the branches having an
excess of energy to those having a deficit of energy. Provided
that the amplitude of the ac voltagevu is kept constant, the
amplitude of the currentsiiu and iou, which depending on
the direction of the power exchange are set to be in-phase
or anti-phase tovu, determine the energy transfer between
branches. The ac voltage of each T-section is defined as:






k = 1 · · · kT (1)
whereVu andfu are the amplitude and frequency, respectively.
From Fig. 2, the average power exchanged by each branch
is as given in (2a)-(2c). Note thatiq is a circulating ac current
intended to balance the SM capacitor voltages within each
branch. For this reason,iq is controlled to be in quadrature to
vu and does not exchange active power amongst branches.
Hence, this current component helps in redistributing the






















According to (2a) and (2c), the energy of the ISeB and
OSeB can be controlled by setting the amplitude of the ac
circulating currentsiiuk and iouk , that is, Iiuk and Iouk ,
respectively. The dc componentsIisek andIosek are considered
as disturbances since they directly depend on the output


















The total converter energy is controlled by means ofIdek .
In all cases PI controllers that set the values ofIiuk , Iouk and
Idek are used to regulate the branch energies.
B. Capacitor balancing control
The circulating currentiq redistributes the energy amongst
the capacitors within a branch. The value of this current is:








k = 1 · · · kT (4)
Each SM also creates an ac voltagevqj (j = 1 · · ·N ), which
is in phase or shifted180◦ from the circulating currentiqk , to
extract/inject power from/to each particular SM capacitor. For
this purpose, each capacitor voltage deviation with respect to
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Computation of optimal values ofVu andVdcm that minimizePr
Fig. 4: Optimal SM power rating.
the amplitude ofvqj [16]. As shown in Fig. 3, synthesis of
the branch voltage is based on the PWM technique. However,
other modulation techniques, like the Nearest Voltage Level,
together with the Sort and Select method to maintain balance
of the capacitor voltages can be used [29].
C. Branch current control
According to Fig. 2, the branch currents are:

























































v∗osek ) are used to control the dc and ac components of the
branch currents, respectively, as shown in Fig. 3.
D. Output current and power sharing control
To prevent ac current from flowing through the dc poles,
the dc current flowing through each T-section has to be the
same. In this way the amplitude of the ac current through
each T-section is also the same (Iiu1 = Iiu2 = · · · = IiukT
and Iou1 = Iou2 = · · · = IoukT ) and the ac components of
the branch currents cancel out.













For this purpose, a current balancing control balances the
dc current through each OSeB. This control adjusts the dc
component of the DeB voltage of each T-section (∆V cbcdcok ) so
the overall current is equally shared amongst thekT sections.
Moreover, the overall output current is controlled by the power
flow control that adjust the output dc voltage (∆V Pdco).
V. CONVERTER ANALYSIS
According to Fig. 2, the inner ac voltage (Vu) and the dc
voltage (Vdcm) do not affect the voltage conversion. Therefore
the values of these two variables can be freely chosen to
optimize the SM utilization. In this section, a study is carried
out with the aim of maximizing the power that can be
transmitted per SM. Although it is done for the T-topology, the
study could be extended to any dc-dc topology that has some
degree of freedom with regard to the inner converter variables
(voltages and/or currents) used for the branch energy control.
A. Optimal SM power rating
The total SM power rating required to handle the rated
output dc power (i.e. the installed power in terms of SMs),
expressed as a ratio of the rated output dc power, is a useful
measure of the utilization SMs. Optimization of this ratio
results in a converter having the least requirements in SM and
capacitor counting, that is, maximizes the transmitted power
per SM. Considering steady-state operation, the installed
power (maximum branch voltage x maximum branch current)















ose = (|Vdcm − Vdco|+ Vu) (|Iose|+ |Iou|) (7c)










Similarly, considering power balance between dc and ac
branch power exchange, the ac current amplitude of the ISeB















Unlike the dc current, the amplitude of circulating current
depends on the auxiliary ac voltage amplitude and the dc
voltage at the T-section midpoint. Substituting the ac and dc
branch currents given in (6), (8) and (9) into the power ratings
in (7), the total power rating (Pr) of the converter, in per-unit
of the output power (Pdco = VdcoIdco), is as given in (10).




(V 2dciVdco + VdciV
2
dco + 5VdciVdcoVu
− 2VdciVdcoVdcm + VdciV 2u − 2VdciVdcmVu − 3VdcoVdcmVu)




(V 2dciVdco + 2VdciV
2
dcm − 4VdciVdcoVdcm









(V 2dciVdco + 2VdciV
2
dcm − 6VdciVdcoVdcm
+ 3VdciVdcmVu + VdciV
2




The values ofVu andVdcm that minimize the power rating
are:





− 1 = Vdco
√
kr − 1 (11b)
Note that minimization of the power rating requiresVdcm =
Vdco. This is explained by the fact that for the same dc voltage
drop in the series branches (Vdci − Vdcm = Vdcm − Vdco),
the ISeB requires an ac circulating current that iskr (kr =
5































(a) kr = 1.02






























(b) kr = 1.5


































(c) kr = 2
































(d) kr = 3
Fig. 5: Converter power rating as a function ofVu.
Vdci/Vdco with Vdci > Vdco) times smaller than that needed in
the OSeB as given in (9). Thus, the dc voltage drop between
the input and output sides must be inserted in the ISeB.
Fig. 5 shows the converter power rating (Pr) as a function of
Vu for four voltage ratios (kr) and five values of the inner dc
voltage (withVdco = 1 pu). The power rating for low values
of Vu increases sharply due to the high circulating currents
needed to transfer energy amongst the branches. Thus, most of
the IGBTs current capability is used to handle the ac currents,
which limits the dc power transfer. However, the power rating
curves are relatively constant around the optimal value ofVu
that minimizes the power rating. Hence, it is feasible to slight y
modify Vu around this optimal point to take into account other
design requirements that will be discussed later, for instance,
the fault current blocking capability or the type of SMs.
Fig. 6 shows the power rating of the converter as a function
of Vdcm for four voltages ratios and five values of the
amplitude of the ac voltage. The slope of the power rating
curves is quite pronounced around the optimal point. Hence,
it is not advisable to select values of the inner dc voltage that
do not correspond to the optimal voltage.
The previous results highlight the importance of a proper
selection of the auxiliary ac voltage and midpoint dc voltage
to avoid extremely high power ratings that lead to a low
utilization of the installed power. Substituting (11) in (10b),









Fig. 7 shows the minimum power rating in terms of SMs as a
function ofkr (with VdcoIdco = 1 pu) when the optimal values
of Vu andVdcm given by (11) are used. High voltages ratios
require large circulating currents, thus, most of the current
capability of the IGBTs is used to handle the ac currents,
which limits the dc power transfer.
A similar study has been carried out for the conventional































(a) kr = 1.02






























(b) kr = 1.5


































(c) kr = 2
































(d) kr = 3
Fig. 6: Converter power rating as a function ofVdcm.





















Fig. 7: Minimum power rating as a function ofkr.
dc-ac-dc [3] that uses to front-to-front ac-dc converters and






where Vac and Iac are the peak values of the ac voltages
and currents, respectively. Taking into account that the peak
ac voltage equals the dc voltage when HB-SMs are used, the














The maximum branch voltage equals the dc pole-to-pole
voltage. Hence, the installed power (maximum branch voltage






Regardless of the voltage ratio, the dc-ac-dc converter needs
an installed power in the power converters that is twelve
times the power that can transfer. Thus, the dc-dc converter
is able to transfer more energy with the same amount of SMs
for voltages ratios lower than 4.4, see Fig. 7. However, in
contrast to the dc-dc converter, the dc-ac-dc converter also
needs a transformer. If the power rating of the transformer,
6















Min IGBT power rating
Min SM power rating
Fig. 8: Nominal dc power of each T-section.
taken as the sum of the VA rating of the transformer windings,
is considered in the analysis, for the same total installed
power, the dc-dc converter will be able to transfer more
power between the dc grids for voltages ratios lower than
10.85, see Fig. 7. Hence, the converter is specially suitable for
applications that require low or medium voltage transformation
ratios, for instance, for the interconnection of HVdc linesof
comparable voltage rating to form HVdc grids, and the control
of power in such dc networks.
B. Rated power
Neglectingiq, the peak value of the currents through the
ISeB and DeB is:
i
max




















From the previous expressions it can be seen that the branch
that carries a higher current is:
imaxise > i
max
de kr < 2 (18a)
imaxise < i
max
de kr > 2 (18b)
Considering that the maximum IGBT current isImax, the










kr − 1 + 2
Imax
(19)
The nominal dc power of each T-section is:
PT = VdciI
max




Imaxde kr ≥ 2
(20)
Fig. 8 (black trace) shows the nominal dc power of each
T-section (i.e. the transmitted dc power) forVdci = 300 kV
and Imax = 1 kA when the optimal values ofVu andVdcm
given by (11) are used. As the voltage ratiokr increases,
the ac circulating currents also increase and the nominal dc
power decreases. Hence, the T-topology is more convenient for
relatively small voltage ratios in terms of power transmitted
per SM. For large voltage ratios, the size of the considered
converter will be too large and other topologies offer better
power transmitted per SM (see Fig. 7).


















Fig. 9: Proportion of FB-SMs in the ISeB and DeB.
C. SM type
Depending on the maximum and minimum values of each
branch voltage, the corresponding branch requires half-bridge
SMs (HB-SMs) or full-bridge SMs (FB-SMs). Considering the
optimal values forVdcm andVu, the branch voltages are:




kr − 1 sin(2πfut)
)
(21a)
vde = Vdco + Vdco
√
kr − 1 sin(2πfut) (21b)
vose = Vdco
√
kr − 1 sin(2πfut) (21c)
If the voltagesvise, vde, andvose are either always positive or
negative (i.e. a unipolar voltage), the corresponding branch can
simply use HB-SMs. Otherwise, FB-SMs are needed. From
(21), the ISeB requires FB-SMs whenkr < 2, the DeB needs
FB-SMs whenkr > 2 and the OSeB always needs FB-SMs.
Note that the IseB and the DeB create a voltage that contains
ac and dc components. Therefore, the branch voltages are
shifted into the region of positive voltage values. Thus, these
branches can use a combination of HB-SMs and FB-SMs,
limiting the use of FB-SMs to the minimum required to create
the negative voltage, if needed. Fig. 9 shows the proportionof
FB-SMs in these two branches, which are given in (22).
NFBise(%) =
√
kr − 1− kr + 1











Additionally, when the branch uses HB SMs alone, or in
combination with FB SMs, the branch current should always
alternate between positive and negative values within one cycl
of the branch voltage. Otherwise, it is not possible to balance
the HB-SMs and the FB-SMs since, depending on the direction
of the current, the HB-SMs would only charge or discharge.
Thus, the conditionsIise < Iiu and Ide < Iiu should be met
to use a combination of FH-SMs and FB-SMs in the ISeB and


























→ 2Vdcm > Vu (23b)
Considering the optimal values ofVdcm andVu given in (11),
the conditions in (23) are met whenkr > 1.25 and kr < 5,
respectively. Taking into account the previous considerations,
Fig. 9 shows the proportion of FB-SMs in these two branches.
As seen in Fig. 5, the converter power rating is relatively
constant around the optimal value ofVu. This suggests that it
may be possible to replace FB-SMs with HB-SMs by reducing
Vu without worsen significantly the power rating.
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Min IGBT power rating
Min SM power rating
Fig. 10: Otimal value ofVu as a function ofkr.

















Fig. 11: Number of SMs required per MW of dc power.
Black/blue: Optimal value ofVu obtained for the minimum
SM/IGBT power rating is used.
D. Minimum power rating of the semiconductor power devices
The parameterPr (Pr= maximum branch voltage x
maximum branch current) only considers the maximum branch
voltage regardless of the type of SMs that the branch actually
needs to create that voltage. Therefore, it is a measure of
overall voltage and current capacity of SMs that maximizes
the power transmitted per SMs.
To find out the minimum (optimal) installed power in terms
of IGBTs, a similar analysis to that described in section V-A
for Pr, but taking into account the type of SM, is carried out.
The optimal values forVdcm and Vu are given in (24) and
(25), respectively. The objective function (installed power in
terms of IGBTs) and design constraints are in Appendix A.
Vdcm = Vdco (24)
The optimal value ofVu and the type of SMs used in the
ISeB/DeB/OSeB is as follows:
Vu = Vdco
√
2− 6kr + 4k2r
1 + 3kr
for kr ≤ 1.046 (25a)
FB-SMs / HB-SMs / FB-SMs
Vu = 2(kr − 1)Vdco for 1.046 ≤ kr ≤ 1.115 (25b)





for 1.115 ≤ kr ≤ 1.387 (25c)
HB-SMs and FB-SMs / HB-SMs / FB-SMs
Vu = (kr − 1)Vdco for 1.387 ≤ kr ≤ 1.667 (25d)





for 1.667 ≤ kr ≤ 2.5 (25e)
HB-SMs / HB-SMs / FB-SMs
Vu = Vdco for 2.5 ≤ kr ≤ 3.581 (25f)
HB-SMs / HB-SMs / FB-SMs

















Min IGBT power rating
Min SM power rating
Fig. 12: IGBT power rating as a function ofkr.
Vu = Vdco
√
4kr − 2k2r − 2
1− 4kr
for 3.581 ≤ kr ≤ 9.690 (25g)
HB-SMs / HB-SMs and FB-SMs / FB-SMs
Vu = 2Vdco for 9.690 ≤ kr ≤ 22.620 (25h)





for kr ≥ 22.620 (25i)
HB-SMs / FB-SMs / FB-SMs
Fig. 10 shows the optimal values ofVu obtained for the
minimum SM power rating and for the minimum IGBT power
rating. The IGBT power rating optimization takes into account
the type of SM, thus, the number of IGBTs. As can be seen, the
optimal Vu for minimum IGBT power rating is smaller than
that for minimum SM power rating. In this way, fewer FB-SMs
are required. For instance, forkr = 3, the optimal values
obtained for the minimum SM power rating areVdcm = Vdco
and Vu = 1.41Vdco. Hence, given thatVu > Vdcm, the
derivation branch requires FB-SMs. On the other hand, the
optimal values obtained for the minimum IGBT power rating
areVdcm = Vdco andVu = Vdco. In this case, only HB-SMs
are required in the derivation branch, so a fewer number of
semiconductor power devices are required. However, as shown
in Fig. 8, which plots the feasible nominal power of a 300
kV converter using 1.0 kA SMs, minimization of installed
IGBT power leads to a smaller converter nominal power than
minimization of installed SM power rating.
Fig. 11 shows the number of SMs required per MW of
transmitted dc power for a 300 kV converter based on 2.5
kV, 1.0 kA SMs. As discussed on the previous paragraph, a
converter designed on the basis of minimal SM power rating
tends to use more FB-SMs than the one designed on the basis
of minimal IGBT power rating. Nevertheless, the total number
of SMs of both design approaches is very similar.
Fig. 12 shows the IGBT power rating in per unit of the
output dc power (VdcoIdco = 1 pu) as a function ofkr
using the values ofVu obtained from both optimizations. The
installed IGBT power is similar regardless of the optimal value
of Vu, specially for low and medium voltages ratios. As shown
in Fig. 9, forkr > 2, the DeB requires increasing the number
of FB-SMs and becomes a hybrid branch. In contrast, if the
optimal Vu for the minimum IGBT power rating were used,
for example, between2.5 < kr < 3.581, Vu is limited to
Vu = Vdco. This avoids the use of FB-SMs since they increase
the installed power in terms of IGBTs. The sharp increase in
IGBT per MW in kr = 5 for the case of minimum SM power
rating is due to the constraint of balance of capacitor voltages
in hybrid branches (23). Forkr > 5, only FB-SMs are used
in the DeB.
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TABLE I: Inner ac voltage for different dc-dc topologies.
Topology kr = 1.25 kr = 2 kr = 5
Vu Iise Vu Iise Vu Iise
[12] 0.2 0.333 0.5 0.333 0.2 0.083
[3] 0.5 0.667 0.5 0.667 0.5 0.667
T-converter 0.4 0.5 0.5 0.333 0.4 0.125
TABLE II: Device losses
Topology kr = 1.25 kr = 2 kr = 5
[12] 1.04% 0.99% 3.30%
[3] 1.82% 1.82% 1.82%
T-converter 0.92% 1.50% 3.72%
In general, results in Fig. 8, Fig. 11 and Fig. 12 show that,
for low to medium voltage ratios, the total number of SMs, the
maximum transmitted power and the IGBT power rating do
not change significantly with the design approach (minimum
SM power rating or minimum IGBT power rating). To some
extent this is justified by the fact both optimization approaches
yields the same inner dc voltage (Vdcm = Vdco) and that, as
shown in Fig. 5, around optimalVu, power rating does not
vary significantly withVu.
E. Losses
The studied T-converter is compared with the topologies
proposed in [3] and [12] in terms of losses of the
semiconductor power devices. The SMs are rated at 2.5 kV
and 1 kA, hence, an IGBT of 4.5 kV and 1.2 kA is used
(Infineon IGBT device FZ1200R45KL3B5). The frequency
of the circulating current is 100 Hz and a voltage margin factor
(ks) of 1.2 considered to account for SMs voltage reduction
due to ripple in the capacitor voltages required to adequately
force the branch current. The average switching frequency of
the IGBTs is 500 Hz and 250 Hz for the HB-SMs and FB-SMs,
respectively.
For a nominal branch current of 1 kA, the input dc current
and the value of the voltageVu in per unit of the input
voltage are shown in Table I for three voltage ratios. In
all cases, an input voltage of 41.6 kV has been considered,
which corresponds to the nominal voltage of the front-to-front
topology with 20 SMs per branch withks = 1.2. Table II
shows the losses of the three topologies. Note that only the
losses of the semiconductor power devices are considered.
However, the topology in [3] uses a transformer and the
topology in [12] uses a coupled inductor, which introduce
additional losses.
VI. FAULT BLOCKING CAPABILITY ANALYSIS
The converter capability to block dc faults, either at its input
side or output side, depends on the counter voltage it can insert
into the fault current path once the converter is blocked [19].
Fig. 13 shows the equivalent circuit of the converter, assuming
all power devices are blocked, for a dc fault at the input
and output sides of the converter, respectively. In Fig. 13,the
capacitors in green apply to case of FB-SMs. For HB-SMs no
such capacitor exists and therefore the corresponding voltage is
zero. Besides, for HB-SMs, depending on the direction of the
fault current, the SM capacitor is bypassed by the antiparallel





























Fig. 13: Converter equivalent circuit in the event of a dc fault
at the input and output sides.
After blocking the converter, the voltage inserted by each
branch is the sum of all SM capacitor voltages in that branch
and this is proportional to the maximum branch voltage during
























cose = NoseVcose = ksVdco
√
kr − 1 (26c)
For dc faults at the output side, the converter response does
not depend on the SM type used in the ISeB and DeB (see
the current path depicted in red in Fig. 13). Considering that
the output voltage drops to zero, the converter will be able to





cose > Vdci (27)
Substituting (26) in (27):
2ks
√
kr − 1 > kr − ks(kr − 1) (28)
For a value ofks = 1.2, the converter is able to block the
fault current ifkr > 1.16.
Unlike the case of short-circuit at the output side, the
converter response to a short-circuit at the input side depends
on the SM type used in the ISeB. As shown in Section V-C,
for kr > 2 the ISeB does not use FB-SMs, therefore, only
the OSeB can insert a voltage which opposes to the fault.
Considering that the input voltage drops to zero, the converter
will be able to block the fault current if:
V
∑
ose > Vdco (29)
Substituting (26) into (29):
ks
√
kr − 1 > 1 (30)
Given that the previous condition is always met, the converter
can always block the fault currents whenkr > 2.
For lower voltage ratios (kr < 2) the ISeB requires FB-SMs,
therefore, it can also contribute to block the fault. Considering
that the input voltage drops to zero, the converter will be abl





cose > Vdco (31)
Substituting (22a) and (26) in (31):
√
kr − 1− kr + 1











kr − 1 > 1 (32)
For a value ofks = 1.2, considering the ISeB uses the
percentage of FB-SMs given in (22a) (minimum number of
FB-SMs as percentage of the total number of SMs), the
9





Fig. 14: Schematic of the bipolar HVdc grid.
TABLE III: System parameters.
Vdci ±300 kV Vdco ±150 kV P 400 MW
Nise 150 (HB) Nde 150 (HB) Nose 75 (FB)
Vc 2.5 kV CSM 3000µF L 35.8 mH
Vu 150 kV Vdcm 150 kV fu 100 Hz


































(b) Upper half of T-section 2.
Fig. 15: Converter branch currents during a dc fault at the
input positive pole.
converter can block fault currents whenkr > 1.35. This
value can be extended tokr > 1.125 if all the SMs of
the ISeB, instead of the fraction in (22a), are FB-SMs. Note
that this exchange of HB-SMs to FB-SMs is only needed for
1.25 < kr < 1.35.
From the previous analysis it is concluded that if both the
ISeB and the OSeB only use FB-SMs, the converter will be
able to block faults at the output side whenkr > 1.16 and at
the input side whenkr > 1.125. However, the converter can
isolate dc faults for any voltage ratio by slightly increasing
the number of FB-SMs in these two branches.
Other non-isolated topologies need to replace HB-SMs
by FB-SMs and/or add additional FB-SMs to block dc
faults, regardless of the voltage ratio [12], [25]. Thus, those
topologies require additional SMs that are not needed during
the normal operation of the converter. On the contrary, the
T-topology does not require any modification for voltages
ratios kr > 1.35. Moreover, it only requires some additional
SMs for voltages ratioskr < 1.16.
VII. R ESULTS
The system shown in Fig. 14 is used to study the behavior
of the T-converter in the event of dc faults. The grid has a
bipolar topology and the parameters of the converter are list d
in Table III. The converter is simulated using a simplified
model that accurately reproduces its behavior during dc faults
[30].
A. DC fault at the input side
Initially the converter transmits rated power (400 MW) from
the high voltage to the low voltage side. Att = 15 ms the
positive pole voltage of the±300 kV grid drops to zero due
to a pole-to-ground fault. The SMs of the top half of the
converter are blocked after detecting the fault, that is, when
the branch currents exceed 1.5 pu plus100 µs that takes
into account communication and converter blocking delays.
Altogether, as shown by results here, the converter is blocked





Fig. 16: Surge arrester.































(a) Upper half of the converter.
Top: T-section 1, bottom: T-section 2.





























(b) Lower half of the converter.
Top: T-section 1, bottom: T-section 2.
Fig. 17: Converter branch currents during a dc fault at the
input positive pole. The surge arrester is used.
fault, the faulty converter pole takes525 µs to hit the limit
current, set to 1.5 pu. Fig. 15 shows the branch currents in
both T-sections. After blocking the converter the current fed
from the±150 kV grid (i.e., the current that flows through
the OSeB) immediately drops to zero due to the counter
voltage inserted by the FB-SMs of the OSeB. On the other
hand, the current through the ISeB and DeB flows through
the antiparallel diodes but not through the capacitors. As a
r sult the current decays much more slowly because the energy
stored in the inductive components (branch inductors) is only
dissipated in the resistive components of the system, i.e.,
the parasitic resistance of the branch inductors. The slightly
differences between the current through both T-sections are
because the ac currents are shifted 180o.
A surge arrester can be installed at the input side of the
converter to dissipate energy, Fig. 16. In the event of a dc fault,
the IGBTs are switched off and the current flows through the
surge arrester where the energy is dissipated. Provided that
the counter voltage between the input and output sides of the
converter is inserted by the SM capacitors, the IGBTs of the
surge arrester only have to withstand the voltage drop in the
varistor while it is dissipating energy. Thus, a low number of
semiconductor devices (around 5-10 devices depending on the
value of the arrester) are needed in contrast to solid-statedc
circuit breakers [31].
Fig.17a shows the branch currents through the top half of
the converter when the arrester is connected after detecting
the fault (withLsa = 0 mH). Now the currents decay below
1 pu in about 2 ms and to zero in less than 8 ms. The bottom
half keeps normal operation because the negative pole is not
affected by the short-circuit as shown in Fig. 17b. However,
now the current flows through the metallic return cable and
the negative pole.
The SM capacitor voltages of each branch are shown in
Fig. 18, where the SMs with the maximum and minimum
voltage besides the average SM capacitor voltage are plotted
in the graphs. Once the SMs of the top branches are blocked
the capacitor voltages remain constant within safe values.On
the other hand, the SM capacitor voltages of the bottom half
remain well-controlled despite the transient that occurs when
10































(a) T-section 1 of the top half.































(b) T-section 2 of the top half.































(c) T-section 1 of the bottom half.































(d) T-section 2 of the bottom half.
Fig. 18: SM capacitor voltages during a dc fault at the positive
input pole.
TABLE IV: Influence of the inductorLsa on the fault current.
Lsa tbl Ipk Esa Vsa tn tcl
(mH) (ms) (pu) (MJ) (kV ) (ms) (ms)
0 0.350 1.80 0.108 21.06 1.93 7.8
50 0.980 1.69 0.199 16.39 3.62 34.35
100 1.44 1.60 0.238 13.79 10.51 53.72
150 1.93 1.56 0.296 12.98 14.54 72.26
the current starts flowing through the return cable. Fig. 19
shows the voltage drop, the current and the dissipated energy
in the surge arrester.
The previous results have been obtained without considering
the surge arrester inductor (Lsa = 0 mH, see Fig. 16). Table
IV presents the results for different values ofLsa, wheretbl is
the time when the converter is blocked and the surge arrester
is connected,Ipk is the peak fault current,Esa is the energy
dissipated,Vsa is the surge arrester voltage,tn and tcl are
the time when the current drops below 1 pu and to zero,
respectively. A high value ofLsa limits the increase rate of
the fault current, thus, it reduces the peak fault current without
needing to detect the fault and to block the converter so fast.
Moreover, the voltage in the surge arrester also decreases,
hence, a lower number of IGBTs are required. However, the
stored energy and the fault clearing time increase. A higher
value of the resistance of the surge arrester reduces the clearing
time at expense of higherVsa. Provided that the branch
inductors already limit the fault currents, high values of the
inductanceLsa do not improve the fault clearing response.
B. DC fault at the output side
The converter response to dc faults at the output side is
shown in Fig. 20. As previously, the converter transmits rated
power from the high voltage to the low voltage side and at




























Fig. 19: Voltage, current and dissipated energy in the arreste .































(a) Upper half of the converter.
Top: T-section 1, bottom: T-section 2.





























(b) Lower half of the converter.
Top: T-section 1, bottom: T-section 2.
Fig. 20: Converter branch currents during a dc fault at the
output positive pole. The surge arrester is not used.































(a) T-section 1 of the top half.































(b) T-section 1 of the bottom half.
Fig. 21: SM capacitor voltages during a dc fault at the positive
output pole. The surge arrester is not used.
t = 15ms the positive pole voltage of the±150 kV grid drops
to zero due to a pole-to-ground fault. Immediately, the SMs
of the top half of the converter are blocked. In this case both
the ISeB and the OSeB insert a counter voltage so the current
quickly drops to zero in both branches even without using the
surge arrester, Fig. 20a. The SM capacitor voltages remain
under safe values, Fig 21a. Now, instead of dissipating the
energy in the surge arrester, it is stored in the SM capacitors:
∆Eise ≈ 0.044MJ, ∆Ede ≈ 0MJ, ∆Eose ≈ 0.069MJ (33)
where∆E ≈ 0.5C(V̄ 2c1 − V̄ 2c0), being V̄c0 the average SM
capacitor voltage at the instant the converter is blocked and
V̄c1 the final average capacitor voltage. These values are in line
with the energy dissipated in the surge arrester in the previous
case. Again, the lower part keeps transmitting power between
both dc grids, Figs. 20b and 21b.
VIII. D ISCUSSION
A. DC-DC MMC Sizing
Transformerless dc-dc converters require inner ac branch
voltages and ac circulating currents to transfer energy among
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branches. This helps in maintaining the balance between the
energy delivered and that recovered by each branch over a
given time interval. In the T-topology, the value of the branch
ac voltage (Vu) and the inner dc voltage (Vdcm) can be
freely chosen to optimize converter design and operation. The
analysis in section V shows that the amplitude ofVu andVdcm
has a significant impact on the number of SMs and power
semiconductor devices required to transfer a given dc power.
The power transferred between branches is given byP =
VuIiu/2. The higher the ac branch voltage, the lower the
circulating current needed to maintain branch energy balance.
Thus, for SMs of a given current rating, there is more room for
the dc current and more dc power can be transmitted. However,
higher ac voltages require a larger number of SMs.
Additionally, the voltage difference between the input and
the output sides can be shared between the IseB and OseB.
However, the OSeB requires an ac circulating current that iskr
times bigger than that of the ISeB. Thus, selection of suitable
values ofVu andVdcm is not obvious. Optimization analysis
shows thatVu = Vdco
√
kr − 1 and Vdcm = Vdco minimizes
the installed power in terms of SMs and power semiconductor
devices, that is, these values maximizes the transmitted dc
power per SM.
The optimal value ofVu that minimizes the power rating of
the semiconductor power devices has also been obtained. In
this case, for a givenkr, the optimal values ofVu are smaller
than those which minimizes the SMs power rating. This is a
way of minimizing the number of required FB SMs.
In general, the use of non-optimal values ofVdcm andVu
will lead to a converter with higher SM/IGBT power rating to
transmit the same amount dc power.
The proposed sizing procedure can also be used to consider
additional headroom for corner cases (i.e. transients and fult
conditions) which can be translated to slightly increased
voltage and current requirements.
B. DC-DC MMC Fault Blocking Capability
The T dc-dc converter can block dc faults over a wide
range of voltage ratio without resorting to additional SMs.
A converter design which minimizes the installed capacity in
terms of SMs, for example, is able to block fault at the input
side whenkr > 1.25 and at the output side ifkr > 1.16.
In general, the use of some additional FB-SMs contributes
to block faults and allows the increase of the value ofVu,
which, in turn, reduces the circulating current. Increasing the
value of Vu has only a small effect on the power capability
of the converter. In contrast, the use of a suboptimal value
of Vdcm is not advisable because it significantly reduces
the power capability of the converter. Therefore, the use of
some additional FB-SMs is a good choice to extend the fault
blocking capability of the converter, if they are also used to
increase the value ofVu. In the optimized converter, extending
the fault blocking capability to voltages ratios close to 1
requires only a few additional FB-SMs in the ISeB and/or
OSeB (respect to those for normal operation).
Upon fault detection, the IGBTs of the SMs are blocked
and arm currents rapidly decay to zero. Exception is made to
faults at the input side forkr > 2. The ISeB of the optimized
converter, in this case, uses only HB-SMs. Therefore, the
ISeB is unable to insert a counter voltage when the current
flows from the converter midpoint towards the input side
(the ISeB current flows through the antiparallel diodes). As
a consequence, because of the energy trapped in the inductive
components, the ISeB current decays slowly to zero. To
accelerate the current decay, a surge arrester in the ISeB can
be used to help in dissipating the trapped energy.
IX. CONCLUSIONS
This paper has studied two important aspects for the
utilization of transformerless dc-dc converters in high voltage
high power applications, namely optimal sizing and fault
blocking capability. These aspects have an important impact
on both the capital and operational cost of the converter.
In optimizing the converter design, the values of the
inner dc voltage (Vdcm) and the branch ac voltages (Vu)
that minimize either the installed converter capacity or the
semiconductor area have been derived. It is found that
minimization of the semiconductor area requires a slightly
smaller ac voltage than that which minimizes the installed
converter capacity. Nevertheless, both optimization criteria
result in a high efficiency dc-dc converter, particularly for
small voltage conversion ratios (kr).
The fault blocking capability of the T-topology dc-dc
converter using the optimal design has also been analyzed.
In contrast to alternative topologies, like the HVdc-AT that
requires additional HB-SMs and FB-SMs when compared to
those required for the normal operation, the T dc-dc converter
can block dc faults over a wide range of voltage ratio without
resorting to additional SMs.
Therefore, the T-topology, designed according to a criterion
which minimizes the installed capacity in power converters,
or alternatively the silicon area, may be a good alternativefor
high voltage high power dc-dc converters that require a small
voltage conversion ratio, while providing dc fault blocking
capability at no or little additional cost.
APPENDIX
The required power in terms of IGBTs is:
Pr2 = I · 2 ·Neq · Vc (34)
whereNeq = (NHB + 2NFB), beingNHB and NFB the
number of HB-SMs and FB-SMs, respectively, used in the
converter.I is the peak value of the branch current.
The number of SMs in each branch is:
Nise =








|Vdcm − Vdco|+ Vu
Vc
(35c)
As discussed in Section V-C, FB-SMs are needed to create
a negative branch voltage. Otherwise branch voltage can be
created by HB-SMs alone. Branch voltages depends not only
on the input and output DC voltages but also on the internal
ac and dc voltages (Vu andVdcm).
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For the ISeB:
if Vdci ≥ Vdcm & Vdcm + Vu ≤ Vdci → HB-SMs (36a)
if Vdci ≥ Vdcm & Vdcm + Vu ≥ Vdci → FB-SMs (36b)
if Vdci ≤ Vdcm & Vdci + Vu ≤ Vdcm → HB-SMs (36c)
if Vdci ≤ Vdcm & Vdci + Vu ≥ Vdcm → FB-SMs (36d)
For the DeB:
if Vdcm ≥ Vu → HB-SMs (37a)
if Vdcm ≤ Vu → FB-SMs (37b)
For the OSeB:
if Vdcm ≥ Vdco & Vdco + Vu ≤ Vdcm → HB-SMs (38a)
if Vdcm ≥ Vdco & Vdco + Vu ≥ Vdcm → FB-SMs (38b)
if Vdcm ≤ Vdco & Vdcm + Vu ≤ Vdco → HB-SMs (38c)
if Vdcm ≤ Vdco & Vdcm + Vu ≥ Vdco → FB-SMs (38d)
In case of needing FB-SMs, a combination of HB-SMs and
FB-SMs can be used. The proportion of each type of SM is:
For the ISeB:
If (Vdcm > Vdci & Vdci + Vu > Vdcm)||(2 |(Vdci − Vdcm)| < Vu)
piseFB = 1 (39a)
If Vdci > Vdcm & Vdcm + Vu > Vdci
piseFB =
Vdcm − Vdci + Vu
Vdci − Vdcm + Vu
(39b)
piseHB = 1− piseFB (40)
where piseHB and piseFB are, respectively, the ratio of
the number of HB-SMs and FB-SMs to the total number
of SMs in the branch. The proportion of FB-SMs can be
obtained as the ratio of the peak negative branch voltage
to the maximum branch voltage, either the positive or
negative voltage. Moreover, the limitation given in (23) isal o
considered.
The equivalent number of SMs is:
Niseeq = Nise(piseHB + 2piseFB ) (41)
For the OSeB:
If (Vdcm < Vdco & Vdcm + Vu > Vdco)||(2 |(Vdci − Vdcm)| < Vu)
poseFB = 1 (42a)
If Vdcm > Vdco & Vdco + Vu > Vdcm
poseFB =
Vdco − Vdcm + Vu
Vdcm − Vdco + Vu
(42b)
poseHB = 1− poseFB (43)
The equivalent number of SMs is:
Noseeq = Nose(poseHB + 2poseFB ) (44)
For the DeB:
If 2Vdcm < Vu: pdeFB = 1 (45a)




pdeHB = 1− pFB (46)
The equivalent number of SMs is:
Ndeeq = Nde(pdeHB + 2pdeFB ) (47)
The maximum values of the arm currents are:










































Replacing the values of (41), (44), (47) and (48) in (34), the
installed power in terms of IGBTs, in per unit of the output
power (VdcoIdco), is:
Pr2 = 2Vc
imaxise ·Niseeq + imaxde ·Ndeeq + imaxose ·Noseeq
VdcoIdco
(49)
The previous expression depends onVu andVdcm. The optimal
values ofVdcm andVu that minimize the installed IGBT power
are those given in (24) and (25), respectively.
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[5] T. Lüth, M. Merlin, and T. Green, “A DC/DC converter suitable for
HVDC applications with large step-ratios,” inIEEE Energy Convers.
Congr. and Expo. (ECCE), Sep. 2014, pp. 5331–5338.
[6] S. P. Engel, M. Stieneker, N. Soltau, S. Rabiee, H. Stagge, and R. W.
De Doncker, “Comparison of the Modular Multilevel DC Converter
and the Dual-Active Bridge Converter for Power Conversion in HVDC
and MVDC Grids,” IEEE Trans. Power Electron., vol. 30, no. 1, pp.
124–137, Jan. 2015.
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